This repository contains a SystemVerilog implementation of a Vedic Multiplier, a high-speed multiplier based on ancient Vedic mathematics. The design is modular and scalable, supporting 2-bit, 4-bit, ...
Some results have been hidden because they may be inaccessible to you
Feedback